



**Assessment Pattern**

<b>Bloom's Category</b>	<b>End Semester Examination</b>
Remember	10
Understand	20
Apply	20
Analyse	
Evaluate	
Create	

**Mark distribution**

<b>Total Marks</b>	<b>CIE</b>	<b>ESE</b>	<b>ESE Duration</b>
50	0	50	1 hour

**End Semester Examination Pattern:** Objective Questions with multiple choice (Four). Question paper include Fifty Questions of One mark each covering the five identified courses.

**Syllabus**  
**Full Syllabus of all five selected courses**

**Course Contents and Lecture Schedule**

No	Topic	No. of Lectures
<b>1</b>	<b>Analog Circuits</b>	
1.1	Mock Test on Module 1 and Module 2	1
1.2	Mock Test on Module 3, Module 4 and Module 5	1
1.3	Feedback and Remedial	1
<b>2</b>	<b>Logic Circuit design</b>	
2.1	Mock Test on Module 1, Module 2 and Module 3	1
2.2	Mock Test on Module 4 and Module 5	1
2.3	Feedback and Remedial	1
<b>3</b>	<b>Linear IC</b>	
3.1	Mock Test on Module 1 and Module 2	1
3.2	Mock Test on Module 3, Module 4 and Module 5	1
3.3	Feedback and Remedial	1
<b>4</b>	<b>Digital Signal Processing</b>	
4.1	Mock Test on Module 1, Module 2 and Module 3	1
4.2	Mock Test on Module 4 and Module 5	1
4.3	Mock Test on Module 1, Module 2 and Module 3	1
<b>5</b>	<b>Analog and Digital Communication</b>	
5.1	Mock Test on Module 1, Module 2 and Module 3	1
5.2	Mock Test on Module 4 and Module 5	1
5.3	Feedback and Remedial	1